Click here for EDACafe
Search:
IP Search
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Interviews | Forums | News | Resources |  ItZnewz  |
  Free 25MB Email | Submit Material | Universities | Books & Courses | Events | Advertise | PCBCafe | Subscription |
Cadence
http://www.mentor.com/fpga/
Synopsys
 EDACafe  EDACafe resources: EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups. The world of EDA is on EDACafe!

Apache Joins Synopsys' in-Sync Program

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—Dec. 4, 2003— Apache Design Solutions, a provider of physical design integrity solutions for system-on-chip (SoC) designs, today announced it has joined the Synopsys in-Sync(R) interoperability program. Through the in-Sync program, Apache's RedHawk-SDL, a full-chip Vectorless Dynamic(TM) physical power solution, will interface with Synopsys' PrimeTime(R) static timing analyzer.

"We joined the Synopsys in-Sync Program to facilitate interoperability between Apache's Red Hawk and Synopsys' PrimeTime," noted Keith Mueller, vice president of sales and marketing at Apache. "Apache's participation in the in-Sync program will enable our mutual customers' design flows to run more smoothly."

About RedHawk-SDL:

Apache's flagship RedHawk-SDL fills the critical need for physical power flows in 130nm, 90nm and 65nm SoC designs. RedHawk provides a full-chip Vectorless Dynamic(TM) physical power solution capable of addressing dynamic power issues such as simultaneous switching outputs (SSO) for core, memory, clock and I/O, as well as the effects of on-chip inductance, package models, and decoupling capacitance.

RedHawk-SDL enables designers to examine the power and timing impacts on an SoC caused by physical implementation decisions made from the early design stage to final verification. The dramatic cell-based speed of RedHawk-SDL is realized with transistor-level accuracy. RedHawk-SDL also addresses verification issues associated with low-power techniques such as leakage current, power gating, multiple voltages and multiple thresholds.

About Apache Design Solutions

Apache is a provider of innovative next-generation physical design integrity software that accelerates the design process and guarantees the reliability of massive system-on-chip semiconductors operating at gigahertz frequencies. By providing tools for power, timing, and system I/O integrity, Apache enables leading networking, wireless, communication, consumer, and semiconductor companies to develop highly competitive and reliable products. Apache's physical design integrity products are used early in the sub-130 nanometer design process with minimal setup, delivering the highest standards of computational performance, capacity handling, and integrity. For more information, visit www.apache-da.com.

Apache Design Solutions, RedHawk-SDL, and Vectorless Dynamic are trademarks of Apache Design Solutions Inc. Synopsys, in-Sync and PrimeTime are registered trademarks of Synopsys Inc. All other trademarks are the property of their respective owners.



Contact:
Apache Design Solutions Inc., Mountain View
Keith Mueller, 650-237-5415
keith@apache-da.com
    or
Public Relations for Apache
Cayenne Communication
Michelle Clancy, 252-940-0981
michelle.clancy@cayennecom.com

http://www.mentor.com/dsm/
http://www.mentor.com/pcb/
SynaptiCAD
Subscribe to these free industry magazines!
DeVry Online Degrees!


Click here for Internet Business Systems Copyright 1994 - 2003, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  CareersCafe  GISCafe  MCADCafe  PCBCafe